Design-for-test (DFT),1 to 7 yrs Experience – Sasken,Bangalore

Posted on July 23, 2007. Filed under: Design-for-test |

 Design-for-test (DFT)
Exp: 1 – 7 yrs
Location: Bangalore

* Verification of a fullchip or Gate level verification, Formal Verification,Scripting, programming
* Experience in Verilog, VHDL, Modelsim or any Digital design simulator,SOC Verification, Frontend verification Knowledge of VERA / SPECMAN is a big PLUS.

To apply for this position please send your resume to


Make a Comment

Leave a Reply

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s

Liked it here?
Why not try sites on the blogroll...

%d bloggers like this: