Archive for December 4th, 2006

Software Engineer, 1.5 -2.5 years experience, Gurgaon

Posted on December 4, 2006. Filed under: Gurgaon, Software Engineer, VC++ |

Job Position: Software Engineer  (Job Code: SD05)
Desired Profile:
1. Good technical knowledge of VC++ / MFC
2. Experience of 1.5 -2.5 years
3. Hands on experience of Application development or Server side programming using VC++
4. Good communication skills

Job Location: Gurgaon
The Salary will be open and negotiable for the right candidate.

Please forward your WORD profile to ajcareer@gmail.com with the following details ASAP with subject line: Jobcode / Years of Exp/ Current Location

Read Full Post | Make a Comment ( None so far )

Architect, 3-4 years of relevant chip architecture experience

Posted on December 4, 2006. Filed under: Architect, Bangalore |

About the company:
Our client is the worldwide leader in programmable graphics processor technologies.Was founded in 1993 with 36,000 employes world wide.Headquarter Santa Clara,Offices in US,Europe and Asia.

Requirement as follows

RESPONSIBILITIES:

As an Architect in the Platform group, you will be responsible for all aspects of chipset and related hardware architecture including feature evaluation and analysis, architecture, micro-architecture definition, performance analysis and validation. Position also requires close collaboration with marketing, software, and ASIC designers.

MINIMUM REQUIREMENTS:
BE / MS in CS or EE required.
3-4 years of relevant chip architecture experience required. 5 – 8 preferred.
Previous experience and understanding of one or more of the following topics:

a. PC and system architecture: processor architecture, chipset architecture, I/O subsystems; Protocols such as PCI-E, HT, PCI-X, PCI
b. Storage systems – IDE, SATA, SAS, SCSI
c. Chipset and interconnect architectures – North and south bridges, buses, backbones, I/O hubs, etc
d. Memory subsystem – memory controller, memory hierarchy, caches, arbitration, etc
e. System level architecture – transactions, ordering, coherency, cache coherency, deadlock, etc
f. Performance analysis – bandwidth, latency, performance simulation and performance verification

Programming skills:
C, C++, SystemC, prior experience with modeling and simulation SW like Workbench is preferred.
Verilog and Perl is a plus

Job Location : Bangalore

Professionals interested in exploring this opportunity, Can revert with the following details to preetha@roljobs.com

Total IT Experience:
Current CTC:
Expected CTC:
Notice Period:

Thanks & Regards
Preetha Balan
Roland & Associates
E-Mail:preetha@roljobs.com

Read Full Post | Make a Comment ( None so far )

Liked it here?
Why not try sites on the blogroll...